neosyn-logic

AI-agent MCP server for FPGA design: compile, validate & generate Verilog from C⏚ HDL.